

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application No. :

U.S. National Serial No. :

Filed :

PCT International Application No. : PCT/FR00/00559

VERIFICATION OF A TRANSLATION

I, Susan POTTS BA ACIS


Director to RWS Group plc, of Europa House, Marsham Way, Gerrards Cross, Buckinghamshire, England declare:

That the translator responsible for the attached translation is knowledgeable in the French language in which the below identified international application was filed, and that, to the best of RWS Group plc knowledge and belief, the English translation of the international application No. PCT/FR00/00559 is a true and complete translation of the above identified international application as filed.

I hereby declare that all the statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the patent application issued thereon.

Date: August 17, 2001

Signature of Director :



For and on behalf of RWS Group plc

Post Office Address :

Europa House, Marsham Way,
Gerrards Cross, Buckinghamshire,
England.

3/12/85

09/936487
JC03 Rec'd PCT/PTO 10 SEP 2001

- 1 -

Process for testing integrated circuits with access to
memory points of the circuit

5 The present invention relates to processes and devices
for testing integrated circuits as well as the
integrated circuits furnished with means permitting the
carrying out of effective tests.

10 Two main processes for testing complex integrated logic
circuits are known.

15 A first process, called the "full scan path automatic
test pattern vector generation process" or "full scan
ATPG" process is commonly used to test the fabrication
of chips.

20 This process consists in injecting known signals onto
pins of the integrated circuit and in tapping off the
values obtained from the output pins, so as to compare
them with expected values.

25 This process uses a tester whose channels are linked to
the input/output pins of the integrated circuit. In
order to implement this process correctly, one requires
a tester having a number of channels equal to the
number of input/output pins of the circuit.

30 With this process, one can test in particular a
combinatorial logic function. Knowing the
combinatorics, one can automatically generate the logic
vectors which make it possible to verify in a quasi-
exhaustive manner the correct implementation of the
combinatorics.

35 However, when the function of the integrated circuit
comprises memory elements, one cannot in general
generate the test vectors. In certain rare cases where
these vectors can be generated despite the presence of
memory points, the number of test vectors is very high,

so that a very long test sequence must be implemented, this being difficult to store in memory, difficult to manipulate, and requiring a great deal of on-tester time.

5

To avoid this drawback in the case of integrated circuits having memory points, one can set in place in the circuit an access path to the memory points which makes it possible to read and write from/to all these memory points, in such a way that the function of the integrated circuit is reduced, by controlling the memory points, to a combinatorial function which can be tested.

10

15 Customarily, the memory points are placed in series on the access path, this access path being reserved for the test. This path is called the "full scan path". This access path adds a few inputs/outputs to the circuit.

20

This first process comprises a major drawback.

25

It necessitates a physical access, consisting of a channel of the tester, for each input/output of the integrated circuit. However, nowadays, the number of inputs/outputs of integrated logic circuits commonly exceeds several hundred, and will soon reach a thousand, and present-day testers can in practice only be made with a few hundred channels. Present-day testers are therefore becoming unsuitable for the integrated circuits to be tested.

30

More generally, the higher the number of channels of the testers, the more expensive the latter are.

35

This drawback is especially acute in the case of large-size circuits, which are most liable to exhibit operating faults. For such circuits, the test is carried out directly on a silicon slice, before lengthy

and expensive mounting of the circuit in a package, which could turn out to be fruitless since the circuit might be defective. Such an on-slice test is carried out with the aid of a plugboard, whose cost and complexity of construction increase more quickly than the number of plugs, especially by reason of a plug coplanarity constraint.

For these reasons, this ATPG method is implemented by linking only some of the input/output pins to the tester. Certain inputs/outputs therefore remain untested, to the detriment of the quality of the fabrication test, and areas of the circuit remain untested.

Thus, represented in figure 3 is a circuit tested with this known process, on which are indicated, by the reference 10, the unconnected leads, and on which the untested areas have been hatched.

A second process for testing integrated circuits is known, which allows the checking and observation of logic levels on the inputs/outputs of a circuit, even when the interconnections of the package are not physically accessible. This process is used in particular in the case of a surface-mounted ball grid package (BGA package), or else in the case of a multilayer printed circuit.

This second type of test, called the "JTAG Boundary Scan", and defined by the "Joint Test Action Group", IEEE standard 1149.1, relates essentially to the testing of printed boards and of the soldering of integrated circuits onto these boards. This IEEE standard 1149.1 makes provision for an access path to the inputs/outputs which is able to substitute for a direct physical connection to the inputs/outputs.

5

10

20

30

In an "internal test" mode, adapted for testing the components themselves, a test vector is loaded in series in the Boundary Scan path and then applied to

the internal logic of the integrated circuit. The result is sampled in the Boundary Scan Path, then read serially by the tester.

5 This second test process has drawbacks: it is especially lengthy to implement, particularly in the internal mode where the components of the board are tested. Moreover, this test process turns out to be especially unsuitable for the testing of integrated
10 circuits before they are mounted, in particular for testing integrated circuits which comprise memory elements.

The aim of the invention is to resolve these various
15 drawbacks, by proposing a process for testing
integrated circuits not requiring the connection of all
the inputs/outputs of this circuit to a tester and
making it possible to test an extended area, or even
the entire circuit, it being possible moreover for this
20 process to be carried out much faster than the known
test processes.

Stated otherwise, the invention proposes to improve the coverage of an integrated circuit fabrication test as compared with the known full-scan ATPG method, without increasing the number of channels of the tester.

These aims are achieved according to the invention by virtue of a process for testing an integrated circuit comprising memory points and a Boundary Scan chain, in which one writes and/or reads to and/or from the memory points by way of an access path to the memory points from an outside terminal of the circuit, characterized in that the Boundary Scan chain is activated so as to impose and/or observe logic levels on the inputs/outputs of the integrated circuit.

Other characteristics, aims and advantages of the invention will become apparent on reading the detailed

description which follows, with reference to the appended figures in which:

5 - figure 1 diagrammatically represents a purely combinatorial integrated circuit in accordance with the state of the art;

10 - figure 2 represents an integrated circuit comprising combinatorial functions and memory elements in accordance with the state of the art;

15 - figure 3 represents the same circuit as in figure 2, wherein hatched areas indicate areas not tested when employing an ATPG process of the state of the art;

20 - figure 4 represents an integrated circuit furnished with a Boundary Scan chain whose inputs and outputs have been represented in detail, in accordance with the state of the art;

25 - figure 5 represents an integrated circuit according to the invention, of which an access path to memory elements has been concatenated with a Boundary Scan path;

30 - figure 6 represents an integrated circuit according to the invention, in accordance with that of figure 5, and whose means of connection between the access path to the memory elements and the Boundary Scan path have been represented.

35 Represented on the integrated circuit of figure 4 are three main parts: two Boundary Scan input/output modules 20 and 30, and between these two modules, a part 40 forming the core of the integrated circuit.

The two modules 20 and 30 represented here are identical to one another. Each of the two modules 20 and 30 is placed in parallel with a direct link between

a connection pin and the core 40 of the chip.

Only the module 20 will be described, the module 30 comprising the same elements as the module 20.

5

The module 20 has two ends, each formed by a multiplexer 22, 24. On a link 23, a first 22 of these two multiplexers receives a control signal called "signal shift", which configures the cell as "shift" or as "load".

10

In the case of the cell 20 represented on the left in figure 4, the multiplexer 22 is able to receive a pin signal on its first input 21, this being for example a signal received from another chip of the board.

15

On a second input 23 of the multiplexer 22, the latter receives an input signal SI, carrying data transferred into the Boundary Scan chain and which data is intended to be loaded by the cell 20 if the latter is in "shift" mode.

20

Between the two multiplexers 21 and 24, the cell has two registers 25 and 26, one of which is a shift register 25 which delivers an output signal SO intended to be conveyed in the Boundary Scan to other input/output cells (not represented) of the chip 40, or else to other chips.

25

The shift register 25 also receives a clock signal denoted ck and the other register 26 receives a signal upd for updating the output latches of the cell 20, that is to say of memories of the cell 20 which are able to form a chosen logic level of this input or of this output of the integrated circuit, when this cell 20 is activated.

30

35

The shift register 25 also delivers a signal SO which contains, for certain cells, information captured on

this cell and/or representative of data recorded in the cell 20, and possibly intended to be analyzed so as to interpret the test.

5 SI is therefore the serial data input, SO the serial data output.

10 The multiplexer 24 situated at the other end of the cell 20, that is to say between the cell 20 and the core 40 of the chip, receives a "mode" signal able to control the cell 20 so that the signal transmitted by the cell 20 to the core of the chip 40 is not the signal received on the pin 21 but the signal consisting of the content of the latches of the cell 20.

15 The signals SI and SO are conveyed through the integrated circuit, from input/output cell to input/output cell over the entire Boundary scan loop linking these inputs/outputs in series.

20 In a known manner, such an integrated circuit comprises a TAP controller, not represented, whose role is to generate the control signals SHIFT, UPD, CK and MODE for the Boundary Scan chain of the integrated circuit.

25 When testing a board, the TAP controller itself receives control signals flowing through the Boundary scan path of the board. The instructions relating to logic levels to be imposed on certain cells of its integrated circuit are transmitted to the TAP controller of the circuit by these control signals. Conversely, logic levels captured on certain cells are also transmitted in the Boundary Scan path by the TAP controller.

35 The integrated circuit according to the invention, which is represented in figure 5, comprises a set of pins 100 each associated with an input/output cell 110. The cells 110 are coupled in series by a Boundary Scan

peripheral path 120, represented as a double dashed line. This peripheral path 120 therefore forms a loop 110 which runs around the perimeter of the circuit from input/output cell 110 to input/output cell 110.

5

This integrated circuit comprises combinatorial functions 130 and memory elements 140. The memory elements 140 are interlinked in series by a path 150 which makes it possible to access these memories from an outside pin 108. This path 150 makes it possible to control, during a test, the memories 140 directly from outside the circuit.

15 Among the pins 110, certain pins referenced 103 are linked to the channels of a tester (not represented) and other pins referenced 105 are not connected to the tester. The connected pins 103 are prolonged in figure 5 by a thick line, whereas the unconnected pins 105 merely have a short thin line.

20

In accordance with the invention, the testing of this integrated circuit is carried out by acting from outside on the memories 140, while activating the Boundary Scan path 120.

25

The path 150 is used either to place the memories 140 in a predetermined state, or else to capture their state in the course of the test. Simultaneously, the Boundary Scan path 120 is used to impose the predetermined logic levels on certain unconnected inputs/outputs 105 or to capture logic levels to be observed.

30

Thus, the memories 140 are acted on by way of the path 150 and the unconnected cells 105 are acted on by way of the Boundary Scan path 120.

35

In this mode of implementation of the invention, chosen signals are injected into the connected pins 103

directly through the channels of the tester.

The Boundary Scan path 120 being connected to the tester, the tester dispatches into this path a signal
5 chosen specifically to activate certain of the other cells 105 which are not connected and to impose a predetermined logic level on them.

By using both the Boundary Scan path 120 and a direct
10 connection of the pins 103, the tester has access to all the pins 100 of the integrated circuit. Any desired test vector can therefore be applied to a set of pins which encompasses connected pins 103 and unconnected pins 105.

Predetermined levels are applied to groups of
15 input/output pins 100 by combining an action by direct connection on certain pins with an indirect action on the inputs/outputs by way of the Boundary Scan 120.

The invention also envisages that no pin be acted on
20 directly and that the logic levels of the inputs/outputs not be imposed or read other than by way of the Boundary Scan, whilst acting directly on the memory elements 140 of the circuit through one or more
25 direct accesses to these memories 140.

In the case of a circuit with fifteen memory elements
for example, it is possible to adopt fifteen paths for
30 direct access to each of the memories, the Boundary Scan forming a sixteenth control path for elements of the circuit. Of course, it is also possible to place fifteen memory elements in series on one and the same path as in the case of figure 5.

In the exemplary embodiment of figure 5, the access
35 path 150 to the memory elements 140 is concatenated with the Boundary Scan path 120 so that these two paths form one and the same chain on which both the memory

elements 140 and also the input/output cells 110 are placed in series.

Thus, one acts on the memory points 140 and on the
5 input/output cells 110 with the sole connection 108 outside the circuit, by injecting the serial data into this chain.

Represented in figure 6 is a setup adapted to such
10 concatenation of the Boundary Scan chain 120 and of the chain 150 for direct access to the memories 140. This preferred setup exhibits the advantage of leaving the Boundary Scan path 120 available to the TAP controller when not implementing the test process according to the
15 invention and of making it possible to activate the Boundary Scan path 120 during a test of the integrated circuit carried out in accordance with the invention.

To do this, the chain 150 for access to the memories
20 140 is linked to the Boundary Scan chain 120 by way of at least one multiplexer controlled by a mode signal ATPG-mode, injected from the pin 108.

In a conventional manner, the Boundary Scan chain 120
25 comprises six links. In figure 6, the Boundary Scan path 120 has been depicted diagrammatically by a simple rectangle furnished with six connections corresponding to these links.

30 Likewise, the assembly formed of the access path 150 with its memory elements 140 has been represented by a simple rectangle referenced 150.

Represented in detail is the junction between the part
35 of the Boundary Scan chain comprising the cells 110 in series, the TAP controller 200 and the access path 140 which here is also called the full-scan ATPG path by reference to the prior art.

This splice is situated downstream of the TAP controller 200 on the Boundary Scan chain and downstream of the memory points 140 on the access path 150.

5

In this setup, the pin 108 forms the outside end of a set of four links flowing parallel to one another on the path 150 up to this junction.

10 These four links are:

- an ATPG-si link able to transmit an information carrier signal to the memory elements 140 and to the cells 110, controlling states of certain memories 140 or logic levels of certain inputs/outputs 110 which are able to recognize the signals which are specifically intended for them. This ATPG-si channel carries between the pin 108 and its junction with the Boundary Scan chain the memory elements 140 arranged in series;

20

- an ATPG-se link able to transmit to the Boundary Scan a "shift" or "load" configuring signal SE for the chosen cells of the Boundary Scan;

25

- a CLOCK link able to transport a clock signal CK to the various elements of the Boundary Scan, and;

- an ATPG-mode link able to convey a control signal MODE indicating whether the Boundary Scan 120 is to be linked to the controller 200 or else to the chain for access to the memories 150. In the latter case, the Boundary Scan chain 120 is linked in series to the ATPG chain 150.

35

The ATPG-mode link is linked to five multiplexers (or equivalent functions), each time constituting a control channel thereof.

A first multiplexer 210 receives on a first input the

signal SI conveyed on the ATPG-Si link and receives on a second input an input signal SI originating from the TAP controller 200.

5 On its two inputs a second multiplexer 220 respectively receives the clock signal CK coming from the pin 108 and another clock signal CK coming from the controller 200.

10 On its inputs a third multiplexer 230 respectively receives the signal SE originating from the pin 108 and the signal SHIFT coming from the controller 200.

15 On its two inputs a fourth multiplexer 240 respectively receives the mode signal originating from the controller 200 and a constant activation signal denoted "1".

20 On its two inputs a fifth multiplexer 250 respectively receives the updating signal UPD originating from the controller 200 and a constant activation signal denoted "1".

25 When the mode signal which is injected into the pin 108 on the ATPG-mode link is at 0, the SI, MODE, Shift, CK and UPD links of the Boundary Scan 120 are linked, as in an ordinary circuit, to the controller 200.

30 Stated otherwise, when no activated test mode signal is transmitted in the pin 108, the Boundary Scan 120 is linked to its control device 200 contrived for carrying out a standard Boundary Scan test.

35 On the other hand, when a test activation signal is transmitted on the ATPG-mode channel of the pin 108, the SI, CK, SHIFT channels of the Boundary Scan 120 are linked respectively to the signals SI, CK, SE applied respectively to the ATPG-Si, Clock and ATPG-Se links of the pin 108, whilst the MODE and UPD links of the

Thus, when the ATPG-mode link of the pin 108 receives an activation signal, the Boundary Scan path 120 and the cells 110 which it comprises are controlled by the signals SI, CK and SE applied to the pin 108 from outside.

It will be noted that the access path 150 to the memories 140 is permanently linked to the clock input of the pin 108, unlike the Boundary Scan 120 which is tied to the clock signal of the controller 200 or of the pin 108 according to the content of the mode signal applied to the pin 108.

During the test according to the invention, a tester connected to the ATPG-Se, Clock, ATPG-mode and ATPG-Si inputs of the pin 108 activates the concatenated chain comprising the memories 140 in series with the cells 110, and applies a chosen state to the memories 140, imposes a chosen signal on chosen inputs/outputs 100 of the integrated circuit by way of the Boundary Scan chain, and captures signals obtained on inputs/outputs 100 of the integrated circuit by way of the Boundary

Scan chain 120, as well as on the pin 109.

Hence, during the testing of the integrated circuit one
uses logic present in the circuit, which logic was used
5 hitherto to access inputs/outputs of the circuit which
were inaccessible in particular when this circuit was
mounted on a board. The coverage of the testing of a
complex integrated logic circuit having numerous
inputs/outputs is therefore increased.

10

A few extra logic gates are added to the circuit so as
to couple the Boundary Scan chain 120 to the full-scan
ATPG chain, place it in non-transparent mode and couple
its clock to the ATPG test clock when the test
15 according to the invention is implemented.

20
25
30
35

The tester is advantageously furnished with a few
channels wired directly to input/output pins 100 of the
circuit.

20

The tester then comprises a module for injecting test
signals directly into inputs/outputs linked to these
channels and for receiving signals leaving these
inputs/outputs 100, and for comparing them with
25 expected signals. The tester then comprises a device
for controlling the Boundary Scan chain 120 of the
integrated circuit which is coordinated with the direct
injection/reception module so as to generate test
vectors on sets comprising both inputs/outputs 103
30 connected directly to the tester and also
inputs/outputs 105 connected to the tester via the
Boundary Scan chain 120.

In the case of such an association of direct injections
35 and injections by way of the Boundary Scan chain, the
test makes it possible to test all the parts of the
circuit and turns out to be especially fast, effective,
owing in particular to the fact that one uses a tester
which has an acceptable number of channels and allows

fast and fuller testing of the circuit.

5 The injecting of the test vectors by the association of
direct injection into the pins and of injection by way
of the Boundary Scan chain may even be adopted without
resorting to intervention on the memory points.

10 The concatenating of the ATPG 150 and Boundary Scan 120
chains makes it possible more generally to act on the
memories 140 and on the input/output cells 110 through
one and the same input 108, with one and the same
signal generator.

15 By virtue of the invention, the number of checking and
observation points is increased, and hence the coverage
of the test in the vicinity of the inputs/outputs which
are left unconnected is improved.

20 The invention improves the testability in the vicinity
of the bidirectional inputs/outputs, even those
connected to a channel of the tester, since it provides
test access to an intermediate point which according to
IEEE standard 1149.1 must form part of the Boundary
Scan chain, namely the direction signal.

205270 2645660